Extending the Architecture of BIP Processors to Enhance Their Potential Use in Introductory Programming Courses
DOI:
https://doi.org/10.5753/ijcae.2012.4953Abstract
To reduce the abstraction of programming logic concepts in the first semesters of computing courses, the BIP processor family and the integrated development environment Bipide were developed. The initial versions of the BIP family processors, supported by the Bipide tool, had some limitations, as they did not support procedure calls or user interaction through input and output operations, which prevented their adoption in solving more complex problems or those requiring some interaction with the student. In this context, this work presents the development of the BIP IV processor, which extends the features of BIP processors by adding new functionalities and increasing the scope of its use. Modifications were also implemented in the Bipide IDE to support the use of the BIP IV processor. This increases the interaction of the student with the tool and its potential for use in solving more complex problems.
Downloads
References
C. A. Zeferino, A. L. A. Raabe, P. V. Vieira, M. C. Pereira, Um Enfoque Interdisciplinar no Ensino de Arquitetura de Computadores. In: Arquitetura de Computadores: educação, ensino e aprendizado. Martins, C; Navaux P.; Azevedo, R.; Kofuji, S. (Org.). No Prelo, 2012.
A. Robins, J. Rountree, N. Rountree, Learning and Teaching Programming: A Review and Discussion. Computer Science Education, v. 13, n. 2, p. 137-172, 2003.
B. Haberman, O. Muller, Teaching abstraction to novice pattern-based and ADT-based problems-solving processes. In: 38th Annual Frontiers in Education Conference, p. F1C-7 - F1C-12, Saratoga Springs, 2008.
J. T. Khalife, Threshold for the introduction of programming: providing learners with a simple computer model. In: Proceedings of 28th International Conference on Information Technology Interfaces, p. 71-76, Cavtat, 2006.
N. L. V. Calazans, F. G. Moraes, Integrating the Teaching of Computer Organization and Architecture with Digital Hardware Design Early in Undergraduate Courses. IEEE Transactions on Education, v. 44, n. 2, p. 109-119, 2001.
V. G. Renumol, D. Janakiram, S. Jayaprakash, Identification of Cognitive Processes of Effective and Ineffective Students During Computer Programming. ACM Transactions on Computing Education, v. 10, n. 3, p. 1-21. New York: ACM. 2010
M. McCracken, V. Almstrum, D. Diaz, M. Guzdial, D. Hagan, Y. B. Kolikant, et al., A Multi-National, Multi-Institutional Study of Assessment of Programming Skills of First-year CS Students. SIGCSE Bulletin, USA, n. 33, v. 4, p. 125-140, 2001.
R. Lister, E. S. Adams, S. Fitzgerald, W. Fone, J. Hamer, M. Lindholm, et al., A multi-national study of reading and tracing skills in novice programmers. ACM SIGCSE Bulletin, USA, v. 36, n. 4, p. 119-150, dez. 2004.
P. V. Vieira, A. L. A. Raabe, C. A. Zeferino, Bipide – ambiente de desenvolvimento integrado para a arquitetura dos processadores BIP. Revista Brasileira de Informática na Educação, v. 18, n. 1, 2010.
D. Morandi, M. C. Pereira, A. L. A. Raabe, C. A. Zeferino, Um processador básico para o ensino de conceitos de arquitetura e organização de computadores. Hífen, Uruguaiana, v. 30, p. 73-80, 2006.
D. Morandi, A. L. A. Raabe, C. A. Zeferino, Processadores para Ensino de Conceitos Básicos de Arquitetura de Computadores. In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2006), Proceedings... Porto Alegre: SBC, 2006. p. 17-24.
M. C. Pereira, C. A. Zeferino, uBIP: a simplified microcontroller architecture for education in embedded systems design. In: IP Based Electronic System Conference & Exhibition - IP 08, 2008, Grenoble. Proceedings.... Grenoble: Design and Reuse, 2008. p. 193-197.
J. A. N. G. Manzano, J. F. Oliveira, Algoritmos: lógica para desenvolvimento de programação de computadores. 17. ed. São Paulo, SP: Érica, 2005.
N. Ziviani, Projeto de algoritmos: com implementações em Java e C++. São Paulo, SP: Thomson, 2007.
P. R. M. Rech, P. V. Vieira, C. A. Zeferino, A. L. A. Raabe, BIP IV: especificação e suporte na ferramenta Bipide. In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2011), Proceedings of the 23rd International Symposium on Computer Architecture and High Performance Computing. Vitória, 2011.
A. Clements, Selecting a processor for teaching computer architecture. Microprocessor and Microsystems, USA, v. 23, n. 5, p. 281-290, 1999.
B. Nikolic, Z. Radivojevic, J. Djordjevic, V. Milutinovic, A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization. IEEE Transactions on Education, USA, v. 52, n. 4, p. 449-458, 2009.
D. A. Patterson, J. L. Hennessy, Organização e projetos de computadores: a interface hardware/software. 3. Ed. Rio de Janeiro: Campus, 2005.
Microchip.PIC16F62X Data Sheet: FLASH-Based 8-Bit CMOS Microcontroller. Arizona. 2003.
J. A. S. Borges, G. P. Silva, NeanderWin – um simulador didático para uma arquitetura do tipo Acumulador. In: WEAC 2006. Proceedings... Porto Alegre: SBC, 2006.
GNUSim8085. GNUSim8085, 2003.
M. Brorsson, MipsIt: A Simulation and Development Environment Using Animation for Computer Architecture Education. In: Workshop on Computer Architecture Education, 2002, Anchorage, Alaska. Proceedings… New York, NY: ACM, 2002.
R. M. Ziller, ABACUS, 1999.
M. Scott, WinMIPS64, 2010.
P. Terence, The Definitive ANTLR Reference, The Pragmatic Bookshelf, Dallas, Texas, 1997.
Microsoft Corporation. Microsoft Visual Studio 2010, 2011.
Microsoft Corporation. Windows Presentation, 2011.
Microsoft Corporation. Expression Blend, 2011.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2012 Os autores
This work is licensed under a Creative Commons Attribution 4.0 International License.
