[1]
Ferreira, R. and Fontes, G. 2013. Teaching Memory Organizations in Parallel Architectures Using Graphics Accelerator Boards. International Journal of Computer Architecture Education. 2, 1 (Dec. 2013), 17–20. DOI:https://doi.org/10.5753/ijcae.2013.4945.