(1)
Ferreira, R.; Fontes, G. Teaching Memory Organizations in Parallel Architectures Using Graphics Accelerator Boards. IJCAE 2013, 2, 17-20.