R. Ferreira and G. Fontes, “Teaching Memory Organizations in Parallel Architectures Using Graphics Accelerator Boards”, IJCAE, vol. 2, no. 1, pp. 17–20, Dec. 2013.