[1]
G. Esmeraldo, E. Lisboa, V. Medeiros, and E. Barros, “Teaching Computer Architecture through an Integrated Top-Down RISC-V Processor Design Approach”, IJCAE, vol. 14, no. 1, pp. 41–48, Dec. 2025.