Ferreira R, Fontes G. Teaching Memory Organizations in Parallel Architectures Using Graphics Accelerator Boards. IJCAE [Internet]. 2013Dec.1 [cited 2024Dec.25];2(1):17-20. Available from: https://journals-sol.sbc.org.br/index.php/ijcae/article/view/4945