Analysis and Evaluation of Full System Simulators for Teaching Computer Architecture

Authors

  • Pedro H. M. M. Penna PUC Minas
  • Henrique C. Freitas PUC Minas

DOI:

https://doi.org/10.5753/ijcae.2013.4944

Keywords:

teaching, computer architecture, full-system simulators, learning tools

Abstract

Teaching computer architecture in undergraduate computer science courses is fundamental. However, this task becomes a great challenge due to the rapid and continuous evolution of the field. In this context, different teaching methodologies emerge to facilitate student learning. One of them is the use of architecture simulators as a teaching tool. This article describes four full system simulators popular in academia, with the objective of analyzing and evaluating their characteristics for teaching. For this, the simulators are compared according to their characteristics, and one simulator is chosen to be used in the classroom and quantitatively evaluated through a questionnaire answered by students. The results reveal that students approve of the use of simulators as a teaching tool but face difficulties in understanding the simulator used due to the lack of documentation.

Downloads

Download data is not yet available.

References

H. C. Freitas, M. A. Z. Alves, N. Maillard e P. O. A. Navaux, “Ensino de Arquitetura de Processadores Multi-core Através de um Sistema de Simulação Completo e da Experiência Baseada de um Projeto de Pesquisa”, In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2008), pg. 1-8, 2008.

R. O. Duarte, P. F. D. Garcia, “Metodologia de Ensino Orientada a Projetos e Criação de Material Didático aplicada ao Projeto de Processadores”, In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2011), pg. 1-6, 2011.

R. Ferreira, “Arquitetura de Computadores em uma Simples Folha de Papel”, In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2011), pg. 19-24, 2011.

M. A. S. Xavier, J. C. Rodrigues, O. A. L. Júnior, “Simuladores de Memória Cache, um Estudo Comparativo Direcionado ao Ensino”, In: Workshop sobre Educação em Arquitetura de Computadores (WEAC 2011), pg. 7-12, 2011.

B. Nikolic, Z. Radivojevic, J. Djordjevic e V. Milutinovic, “A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization”, In: Journal IEEE Transactions on Education, v. 52-4, pg. 449-458, nov. 2009.

P. S. Magnusson et Al, “Simics: A Full System Symulation Platform” In: Computer IEEE, v. 35-2, pg. 50-58, fev 2002.

Bochs, [link].

P. M. Ortego e P. Stack, “SESC: SuperESCalar Simulator”, Relatório técnico disponível em: [link], dec. 2004.

N. Binkert et Al, “The gem5 Simulator”, In: Newsletter ACM SIGARCH Computer Architecture News, v. 39-2, pg. 1-7. 2011.

N. L. Binkert et Al, “The M5 Simulator: Modeling Networked Systems”, In: Micro, IEEE, v. 26-4, pg. 52-60, ago, 2006.

M. M. K. Martin et Al, “Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset”, In: NewsletterACM SIGARCH Computer Architecture News, v. 33-4 pg. 92-99,. 2005.

P. Abad et Al, “TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers”, In: 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, pg. 99-106, 2012.

Downloads

Published

2013-12-01

How to Cite

Penna, P. H. M. M., & Freitas, H. C. (2013). Analysis and Evaluation of Full System Simulators for Teaching Computer Architecture. International Journal of Computer Architecture Education, 2(1), 13–16. https://doi.org/10.5753/ijcae.2013.4944

Issue

Vol. 2 No. 1 (2013)

Section

Full Papers

License

Copyright (c) 2013 Os autores

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.