Learning by Doing: Report on a Sequence of Practical Activities in Scientific Initiation Related to Computer Architecture
DOI:
https://doi.org/10.5753/ijcae.2015.4922Keywords:
Scientific initiation, Memory hierarchy, microprocessors, Dedicated hardware blocksAbstract
Scientific initiation has become, in Brazil, an almost unavoidable stage in the academic career. This is partly due to the availability of scholarships provided by funding programs such as the Institutional Program for Scientific Initiation Scholarships (PIBIC) and the Institutional Program for Technological Development and Innovation Initiation Scholarships (PIBIT). However, the success of scientific initiation is also due to the perception that the activities, which are typically practical, developed by students ensure a solid academic formation. This article presents a report on a set of practical activities performed by students involved in scientific initiation. Through these activities, students mastered the process of describing and prototyping architectures using hardware description languages and prototyping boards. They were also able to verify, in practice, the impact caused by dedicated hardware components, as well as the impact of memory hierarchy on performance.
Downloads
References
Ferlin, E.P.; Pilla, V.; Filho, N.C.S., "The theory-practice partnership," Information Technology Based Higher Education and Training, 2005. ITHET 2005. 6th International Conference on, vol., no., pp.F2A/1,F2A/6, 9-9 July 2005
Ferlin, E.P.; Junior, V.P., "The Learning of Reconfigurable Computing in the Computer Engineering Program," Frontiers in Education Conference, 36th Annual, vol., no., pp.16,20, 27-31 Oct. 2006
Ferlin, E.P.; Goncalves, M.M.; Junior, V.P., "Work in progress - the integration of hardware area courses in the Computer Engineering Program at UnicenP," Frontiers in Education, 2005. FIE '05. Proceedings 35th Annual Conference, vol., no., pp.T2G,21, 19-22 Oct. 2005.
Mahmood, H.; Omran, S., “Pipelined mips processor with cache controller using vhdl implementation for educational purposes,” In Electrical, Communication, Computer, Power, and Control Engineering (ICECCPCE), 2013 International Conference on, pages 82–87.
Katke, S. P.; Jain, G. P. J., “Design and implementation of 5 stages pipelined architecture in 32 bit risc processor,”. International Journal of Emerging Technology and Advanced Engineering, vol. 2, Issue. 4, pp.340–346. April 2012.
Singh, K. P.; Parmar, “Vhdl implementation of a mips-32 pipeline processor”, International Journal of Applied Engineering Research, vol. 7, no. 11, pp.1952–1956.
System V Application Binary Interface Edition 4.1. Available on [link].
Altera, “Memory Initialization File”, Available on [link].
Terasic, “Altera DE2-115 Development and Educational Board,”. Available on [link].
Silva, F. C. J.; Silva, I. S., “Designing Complete Pipelined Datapath to MIPS ISA: Learning in Pratice,” Sforum 2014, 1-5 Spt. 2014.
Patterson, D. A.; and Henessy J. L., Computer organization and design the hardware/software interface,” Morgan Kaufmann, Oxford, USA, 5th edition, 2014.
Patrocinio, T.; Silva, I. S., “Implementations and Comparisons of High-Speed Multipliers for Reconfigurable Devices. Sforum 2015, Aug 31-Sept. 4 2015.
Silva, F. C. J.; Silva, I. S., “Integration of a Pipelined Multiplier on a Pipelined MIPS Datapatc: Learning in Pratice. Umpublissehd.
Altera, “Ciclone IV Device Handbook”. Available on [link].
Siqueira, H. M.; Silva, I. S.; Kreutz, M. E.; Correa; E. F., “DDR SDRAM Memory Controller for Digital TV Decoders,” Brazilian Symposium on Computing System Engineering pp. 78-82, 2011.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2015 Os autores
This work is licensed under a Creative Commons Attribution 4.0 International License.
